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This paper presents a new low power and high speed full adder based on Carbon Nano Tube Field Ef-
fect Transistor (CNTFET) technology. This proposed full adder is based on a XOR logic function using 
32 nm CNTFET technology. The MOSFET-like CNTFET is applied in this paper to use CMOS (Comple-
mentary Metal Oxide Semiconductor) logic gate. The better structure of CNTFET transistors can improve 
the performance of full adder based on CNTFET technology [1]. The proposed full adder is simulated in dif-
ferent frequencies, various supply voltages, temperatures and load capacitances to prove better perfor-
mance in different conditions using the Synopsys HSPICE simulator software in comparison with previous 
full adders in CNTFET technology. 
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1. INTRODUCTION 
 
By developing mobile devices, the importance of low 
power consumption of integrated circuits can be made 
more obvious. A reduction in the number of transistors 
can help decrease the power consumption, consequently 
reducing the area consumption. The XOR/XNOR cir-
cuits are fundamental digital blocks in a wide range of 
circuits, including adder, multiplier and analog circuits 
such as comparators and converters [2-3]. Among dif-
ferent circuits, adders are important blocks which have 
numerous applications in digital circuits. Many studies 
have been conducted to optimize these circuits [4-7]. A 
1-bit full adder takes three inputs A, B and gives two 
outputs (sum and carry out), which can be implemented 
by equation (1). 
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The emerging new generation of transistors such as 
CNTFET (Carbon Nano Tube Field Effect Transistor), 
has helped in overcoming some limitations of CMOS 
technology. Therefore, many of these full adders are 
designed using this new technology [8-13]. CNTFET 
transistors have better performance compared to 
CMOS transistors. One of the advantages of CNTFET 
in comparison with CMOS its ability to control the 
threshold voltage which can be calculated with equa-
tion (2) [10]. 
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CNTD is the nano tube diameter which can be calculated 
by integer pair chirality vector  1 2,n n in equation (3) 
below: 
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Where is lattice constant which is equal to 2.49 A. 
The use of different logic styles in designing full adder 
blocks enhances speed, power consumption and size. 
The speed is determined by the number of transistors 
connected in series, in a critical way. The speed is ma-
jorly dependent on the width of transistors and internal 
capacity of capacitors. The number of transistors and 
complexity of wires determine the size of the circuits. 
Power consumption depends on the switching activity, 
capacitance of nodes and circuit sizes. It is therefore an 
obvious fact that lower power consumptions can be 
achieved by decreasing the source voltage, but reducing 
the voltage power supply may increase delay and can 
have a negative effect on drivability. Therefore, the 
total performance of full adders can be improved by 
some designs. This paper focused on reducing the pow-
er consumption and the area consumption of the full 
adder by reducing the number of transistors without 
affecting any of the other critical parameters. Various 
conventional and new full adder blocks with the same 
logic style are selected to show better performance of 
the proposed full adder. 
 
2. THEORETICAL PART 
 
2.1 CNTFET 
 
A Carbon Nanotube (CNT) is a graphite sheet 
rolled. A CNT has two types based on the number of 
cylinders, single-wall (SWCNT) and multi-wall 
(MWCNT). The Chirality vector can define the SWCNT 
is metallic or semiconducting. In the Chirality vector, if 
the SWCNT is a semiconductor and other modes it is a 
metal [14]. A MOS-like CNTFET is made by the 
SWCNT which is replaced by channel in a CMOS tran-
sistor. 
There are three types CNTEFTs, Schottky Barrier 
CNTFET(SB-CNTFET), MOSFET-like CNTFET and 
band-to-band tunneling CNTFET (T-CNTFET). Schott-
ky Barrier CNTFET tunnels directly throughout 
Schottky Barriers at the source/drain-channel junctions 
which is direct between metal and semiconducting  
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Fig. 1 – Different types of the CNFET device. (a) SB-CNFET (b) T-CNFET (c) MOSFET-like CNFET [15] 
 
CNT. This kind of CNTFET has an ambipolar charac-
teristic which limits its application in CMOS logic. 
It is shown in Fig. 1(a). In a MOS-like CNTFET, 
source and drain regions are doped heavily by CNTs 
and this kind of CNTFETs has unipolar characteristics  
and highly ON current. It is shown in Fig. 1(b).  
T-CNTFET or band-to-band tunneling CNTFET is the 
best features in low voltage, so it is the best kind of 
CNTFET at sub-threshold circuits. It is shown in 
Fig. 1(c) [15].  In this paper, the MOS-like CNTFET 
model is used for proving the better proposed full ad-
der. The MOS-like CNTFET model has near ideal I-V 
characteristics at the nanoscale.  
 
2.2 Previous Work 
 
Full adder circuits are designed using various logic 
styles. The 23T full adder can be designed by the com-
bination the pass transistor logic and transmission 
gate as it is shown in Figure 2. Two XOR and XNOR 
functions are used to generate outputs [16]. This logic 
style was also used to design the 18 transistor full ad-
der. In this paper, the 23T circuit is designed based on 
CNTFET technology for the better performance. 
 
 
Fig. 2 – The 23T Full Adder Cell based on CNTFET 
 
Another logic style of full adder design is the Hybrid 
[17], which is based on the CMOS technology. In this 
paper, however, this full adder is designed based on the 
CNTFET technology, which is shown in Figure 3. In 
the Hybrid full adder, two separated sub circuits are 
used to produce Sum and Cout output signals. To gen-
erate a Sum signal, two cascaded XOR/XNOR circuits 
are used. The first sub circuit is a pseudo-DCVS circuit 
while the second sub circuit is a high speed DCVS cir-
cuit which does not require compulsory inputs, hence 
the number of used transistors reduces. However, the  
DCVS structure of full adder deceased the operating 
speed and also had a low driving capability. To improve 
driving capability, an inverter was set in the output 
nodes. To generate Cout signal, the Bridge structure 
[18] was used in the Hybrid full adder. 
 
 
Fig. 3 – The Hybrid Full Adder circuit is based on CNTFET 
 
The CNTCPL is another logic style for full adder, 
which is shown in figure 4 [19]. This circuit has a 
characteristic low delay because the critical path has 
only two very small pass transistors. In this circuit, 
speed is very high because of the reducing effects of 
full-swing nodes, but this full adder cannot drive very 
well as a result of the use of transmission gates. 
 In order to solve this problem, an inverter includ-
ed in output nodes can increase the driving, but put-
ting an inverter in the output nodes can damage some 
unique characters.  
Also, another kind of full adder based on interme-
diate XOR or XNOR logic and transmission gate is the 
CNTFA which is designed based on CNTFET tech-
nolgy [20]. This CNTFA full adder is shown in Fig-
ure 5. The XOR or XNOR gate creates signals for the 
second stage which is a multiplexer to produce the 
SUM signal. In the second stage, both SUM and CAR-
RY OUT signals can be produced simultaneously. This 
full adder circuit has a great deal of advantages, in-
cluding full swing output signals and low power con-
sumption. 
The final full adder designed based on XOR logic is 
the 24T full adder, which uses CNTFET technology [9]. 
This full adder is depicted in Figure 6. In this full ad-
der, a 2 - input exclusive-or is used for implementation 
of a XOR logic. In output nodes, there are inverters  
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Fig. 4 – The CNT-CPL Full Adder suggested in [19] 
 
 
 
Fig. 5 – The CNTFA Cell proposed in [20] 
 
 
 
Fig. 6 – The 24T full adder suggested in [9] 
 
which account for the speed of the ineffective high load 
capacitors in this full adder operation. For two output 
signals, approximately one structure was used to pro-
duce the same delays for both output signals, thereby 
simplifying the implementation [9].  
To simulate the 24T full adder, the number of car-
bon nano tubes are changed to provide better output 
setting signals, but the fabrication processes become 
complicated. 
 
2.3 Proposed Full Adder 
 
This full adder is designed by a XOR logic. By pay-
ing attention to the truth table of , the output of  fol-
lows the following rules. If input A is equal to "0",  is 
equal to input B. If input A is equal to "1", is equal to 
inverse of input B.  
 
Table 1 - The truth table of a b  
 
A B a b  
 0 0 0 
0 1 1 
1 0 1 
1 1 0 
 
This logic equation can be implemented as shown in 
the circuit in Fig. 7. 
 
 
 
Fig. 7 – Proposed XOR circuit 
 
The truth table of input and output signals of a full 
adder can be organized as seen in Table 2. This table is 
designed based on the binary logic of a b . If a b  is 
equal to "0", SUM signal is equal to inc  input. In an-
other condition, if  is equal to "1", the SUM signal is 
equal to the inverse of   input or innc . Also, these rela-
tionships can be applied for CATTY OUT signal. If  is 
equal to "0", CARRY OUT signal is equal to the A or B 
input. If  is equal to "1", CARRY OUT signal is equal to 
the  input. A circuit which can produce these equations 
is shown in figure 8. The input and output signals of 
the proposed full adder is shown in Figure 9. 
 
3. EXPERIMENTAL PART 
 
All five previous full adders and a proposed full adder 
were simulated based on 32 nm-MOS-like CNTFET mod-
el technology. The parameters of the MOS-like CNTFET 
model and their values are presented in Table 3. The 24T- 
based XOR, CNTCPL and CNTFA full adders were de-
signed based on 32nm-CNTFET technology, while others,  
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Table 2 - The full adder truth table. 
 
A B Ci a b  Sum Carry 
out 
0 0 0 0 0 0 
0 0 1 0 1 0 
1 1 0 0 0 1 
1 1 1 0 1 1 
0 1 0 1 1 0 
0 1 1 1 0 1 
1 0 0 1 1 0 
1 0 1 1 0 1 
 
 
 
Fig. 8 – The proposed full adder 
 
 
 
Fig. 9 – The input and output signals of the proposed full 
adder 
 
such as the 23T and Hybrid Full Adders were based on 
CMOS technology. In this study, a comparison was made 
between the 23T and the Hybrid full adders designed 
based on CNTFET technology and  new full adder based 
on CNTFET technology. The main parameters of full 
adder are delay, power consumption and power-delay 
product (PDP) and for the purpose of this study, these 
three parameters were obtained in a three-volt supply 
source for 100MegHz input frequency at room tempera-
ture. Table 4 shows the results. 
 
Table 3 - MOSFET-like CNTFET model parameters 
 
Parameters Description Value 
chL  Physical channel length 32 nm 
geffL  The mean free path in the 
intrinsic CNT channel 
100 nm 
ssL  
 The length of the doped 
CNT source-side extension 
region 
32 nm 
ddL  The length of doped CNT 
drain-side extension region 
32 nm 
gateK  The dielectric constant of 
the high-k top gate dielec-
tric material 
16 
oxT  The thickness of the high-k 
top gate dielectric material 
4 nm 
subC  The coupling capacitance 
between the channel re-
gion and the substrate 
40 pF/m 
foE  The Fermi level of the 
doped S/D tube 
0.6 eV 
 
Table 4 - Delay, power consumption and power-delay product 
of proposed full adder and pervious works in a three-volt 
supply source 
 
vdd 0.7v 0.8v 0.9v 
Delay (psec) 
Proposed 0.938 0.83 0.764 
24T-based 
XOR 
51.5 36.1 23.2 
23T  5.08 4.16 3.64 
Hybrid  410 378 468 
CNTCPL  0.860 0.719 0.622 
CNTFA  4.75  4.13  3.78 
Power() 
Proposed 1.04E-02 1.30E-02 1.83E-02 
24T-based 
XOR 
6.75E-02 1.15E-01 1.57E-01 
23T  1.74E-02 2.53E-02 3.35E-02 
Hybrid  9.74E-01 1.07 1.44 
CNTCPL  4.43E-02 5.13E-02 5.87E-02 
CNTFA  1.57E-02 2.20E-02 2.95E-02 
PDP(aJ) 
Proposed 9.80E-3 1.08E-2 1.40E-2 
24T- based 
XOR 
3.47 4.15 3.65 
23T  8.86E-02 1.05E-01 1.22E-01 
Hybrid  399 403 672 
CNTCPL  3.81E-02 3.69E-02 3.65E-02 
CNTFA  7.46E-02  9.09E-02 0.112  
 
From the table, delay, power consumption and Pow-
er-Delay Product experienced a considerable improve-
ment in comparison with other pervious works. In the 
proposed full adder, there was no change in the stand-
ard parameters for CNTFET, but for the better delay, 
n1, the first parameter for chirality vector changed in 
two CNTFET transistors  connected to the SUM output 
node, resulting in a slight change in the diameters of 
two CNTFET transistors.  
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To test the driving capability of many circuits, some 
different load capacitors were connected to the output 
nodes. The value of capacitors in two output nodes 
changed from 2ff to 10ff. These full adders, pervious 
full adders and proposed full adder, had the same volt-
age power supply at 0.7 V and 100 MegHz input fre-
quency. Various full adder delays in different load ca-
pacitors are shown in Figure 10.  
 
 
 
Fig. 10 - Various delays of full adders in different load capacitors 
 
The last orange column was responsible for delay-
ing the proposed full adder. Delays of proposed full 
adder in different load capacitors improved slightly in 
comparison with other full adders. Also, this full adder 
was simulated using standard parameters of CNFET 
without changing a great deal of them as a result of its 
fabrication process. 
 
 
Fig. 11 – PDP of different full adders at various temperatures 
 
The immunity of accurate operation of full adder at 
various temperatures cannot be over emphasized, 
therefore, all full adders were simulated within a great 
range of temperature from 0 C to 70 C by increasing 
temperature with 10 C in each step. The results of 
these simulations are presented in Figure 1. 
Different line charts are presented in logarithmic 
scale, in order to clearly show the PDP differences of all 
full adders. The PDP for the proposed full adder has a 
minimum value which is in the latest line in the negative 
direction. This shows that the proposed full adder has a 
normal performance at the temperature variations. 
Better designed VLSI circuits can make these cir-
cuits work under high frequencies. All full adders and 
proposed full adder were simulated at high frequencies, 
such as 1000 and 500 MHz. Figure 12 shows the PDP 
of all full adders at four frequencies on a logarith-
micscale, to show the differences very clearly.  
 
 
 
Fig. 12 – PDP of  all full adders in four high frequecies 
 
As can be observed, the PDP of the proposed full ad-
der has the largest value in the negative direction of the 
logarithmic scale which shows the minimum PDP value 
at various frequencies. The minimum value of PDP indi-
cates better performance at different frequencies.  
 
4. CONCLUSION 
 
A novel full adder is designed based on the XOR log-
ic, which is simulated based on CNTFET technology. 
This full adder is designed based on the minimum 
number of transistors which reduces the area consump-
tion and power consumption without losing any im-
portant parameters such as driving capability and 
delay. Also, this full adder works in different condi-
tions, including various temperatures and frequencies 
without suffering from changing main parameters such 
as delay, power consumption and PDP. 
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